



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FII	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/621,364	364 07/18/2003		Toshihiro Yanagi	12480-000018US	4032
30593	7590	01/24/2006	EXAMINER		
	•	& PIERCE, P.L.	SHERMAN, STEPHEN G		
P.O. BOX 8					<del></del>
RESTON, Y	VA 20195		ART UNIT	PAPER NUMBER	
				2674	

DATE MAILED: 01/24/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)					
Office Action Summary		10/621,364	YANAGI ET AL.					
		Examiner	Art Unit					
	•		2674					
	The MAILING DATE of this communication app	Stephen G. Sherman						
Period fo			•					
WHIC - Exter after - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATES OF THE MAILING DA	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be timused will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).					
Status								
1)⊠	Responsive to communication(s) filed on 29 De	ecember 2005.						
<i>'</i> —	This action is <b>FINAL</b> . 2b) ☐ This action is non-final.							
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.					
Dispositi	ion of Claims							
4)⊠	4)⊠ Claim(s) <u>1-16</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)□	Claim(s) is/are allowed.							
•	Claim(s) <u>1-16</u> is/are rejected.							
-	Claim(s) is/are objected to.							
8)	Claim(s) are subject to restriction and/o	r election requirement.	·					
Applicati	ion Papers							
9)□	The specification is objected to by the Examine	Г.						
10)	The drawing(s) filed on is/are: a) acc	epted or b)  objected to by the □	Examiner.					
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the correct							
11)	The oath or declaration is objected to by the Ex	caminer. Note the attached Office	Action or form PTO-152.					
Priority (	under 35 U.S.C. § 119							
a)	Acknowledgment is made of a claim for foreign  All b) Some * c) None of:  1. Certified copies of the priority document  2. Certified copies of the priority document  3. Copies of the certified copies of the priority document  application from the International Bureau  See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage					
2) Notice 3) Infor	ot(s)  Dee of References Cited (PTO-892)  Dee of Draftsperson's Patent Drawing Review (PTO-948)  The mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Der No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	r (PTO-413) ate Patent Application (PTO-152)					

#### **DETAILED ACTION**

This office action is in response to the amendment filed on the 29 December
 Claims 1-16 are pending.

## Response to Arguments

2. Applicant's arguments with respect to claims 1-6 have been considered but are moot in view of the new ground(s) of rejection.

### Claim Objections

- 3. Claim 14 is objected to because of the following informalities: The claim recites: "an output timing clock which is sued as an output…" Appropriate correction is required.
- 4. Claims 13 and 14 are objected to because of the following: Claim 13, which claim 14 is dependent from, recites "...the output timing clock generation circuit generates the output timing clock from the control clock signal generated by the driving control circuit." Claim 14 then recites: "...an output timing clock generation circuit for generating an output timing clock which is used as an output timing signal of a driving signal to the display section from the driving circuits." While the examiner assumes that

Page 3

Art Unit: 2674

the output timing clock generation circuit and the output timing clock in both claims 13 and 14 are one in the same, it is unclear as to whether the two are in fact the same.

The examiner suggests placing the claimed limitation of an output timing clock generation circuit found in claim 14 into claim 13 in order to alleviate any confusion such that claim 13 would read:

The display device as set forth in claim 12, further comprising:

a start timing clock generation circuit for generating a start timing clock which is used as a scanning start timing signal of the driving circuits; and

an output timing clock generation circuit for generating an output timing clock which is used as an output timing signal of a driving signal to the display section from the driving circuits,

wherein:

the output timing clock generation circuit generates the output timing clock from the control clock signal generated by the driving control circuit.

And claim 14 would read:

The display device as set forth in claim 13, wherein:

the clock signal generation circuit generates the clock signal from the output timing clock generated by the output timing clock generation circuit.

Application/Control Number: 10/621,364 Page 4

Art Unit: 2674

# Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

7. Claims 1, 4-6 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over APA (Figure 12 and Page 4 line 10 to Page 5 line 16 of the specification) in view of Miyajima et al. (US 2002/0140661) and further in view of Ranganathan (US 5,615,376).

Regarding claim 1, APA discloses a display device which selects each line of a screen having pixels aligned in a matrix manner and provided in a display section by applying a scanning signal to a scanning signal line of a pixel of each line so as to scan the screen, and supplies a data signal from a data signal line to a pixel of a selected line so as to carry out display (Page 4, line 25 to Page 5, line 5) comprising:

a driving control circuit (Figure 12, item 109).

APA fails to teach of a display device comprising:

- a driving control circuit which
- (a) generates, as a driving control signal, a control clock signal that defines an inaction period where all scanning signal lines become non-scanning state, the inaction period being provided between scanning periods for scanning the screen, and which

The control Number: 10/021,00

(b) stops driving of driving circuits provided for driving the display section, the riving control circuit stopping driving of the driving circuits in the inaction period; and a clock generation circuit for generating a clock signal which is used for taking the data signal into the data signal line, the clock signal being faster than the control

Page 5

signal.

Miyajima et al. disclose a display device comprising:

a driving control circuit (Figure 1, item 100) which

(a) generates, as a driving control signal, a control clock signal (Figure 2, PANEL CONTROL SIGNAL) that defines an inaction period where all scanning signal lines become non-scanning state, the inaction period being provided between scanning periods for scanning the screen (Paragraphs [0043]-[0044]. The examiner interprets that through the PANEL CONTROL SIGNAL line shown in Figure 2 the ENB signal is outputted which is output during an inaction-period and is a specific length in time, therefore making it define an inaction period and a control clock signal.), and which

(b) stops driving of driving circuits provided for driving the display section, the driving control circuit stopping driving of the driving circuits in the inaction period (Paragraph [0031]. The examiner interprets that since the outputs of the H and V drivers are stopped that this is stopping the driving of the circuits.); and

a clock generation circuit for generating a clock signal which is used for taking the data signal into the data signal line, the clock signal being faster than the control signal (Figure 2, Timing Control 160. The examiner interprets that the Timing Controller 160 generates clock signals since it is stated in paragraph [0026] that the T/C 160

produces and supplies timing signals necessary for each of the circuits. Paragraph [0039] and Figure 5, show a clock signal CKH1 used for taking the data signal into the data line which is faster than the ENB signal.).

Therefore it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to using the driving control circuit taught by Miyajima et al. with the display device taught by the APA in order to produce an active matrix type liquid crystal display in which the power consumption is reduced and, at the same time, necessary and sufficient voltage can be applied to the liquid crystals.

APA and Miyajima et al. fail to teach of a display device where the driving control circuit stops driving of the clock generation circuit in an inaction period, in addition to stopping driving of the driving circuits.

Ranganathan discloses a display device where the driving control circuit stops driving of the clock generation circuit in an inaction period, in addition to stopping driving of the driving circuits (Column 3, lines 2-15 and Column 4, lines 66-67. The examiner interprets that pausing of the clock stated in column 3 would consist of stopping driving of the clock since in column 4, lines 66-67 it is stated that clocking of circuitry is disabled.).

Therefore it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to use the idea of stopping the driving of the clock circuit with the display device taught by the combination of APA and Miyajima et al. in order to create a method for conserving power by managing the various clocks and to disable them when they are not needed.

Regarding claim 4, APA, Miyajima et al. and Ranganathan disclose the display device as set forth in claim 1. APA also discloses the display device wherein: the clock signal generation circuit is a clock signal oscillation circuit for oscillating a clock signal (Figure 12, item 106).

Regarding claim 5, APA, Miyajima et al. and Ranganathan disclose the display device as set forth in claim 1. APA also teaches of liquid crystal display elements being used as the pixels (Page 4, lines 10-19).

**Regarding claim 6**, this claim is rejected under the same rationale as claim 1.

Regarding claim 12, APA, Miyajima et al. and Ranganathan disclose the display device as set forth in claim 1. Miyajima et al. also disclose wherein:

the clock signal generation circuit generates the clock signal based on the control clock signal generated by the driving control circuit (The examiner interprets that since the clock generation circuit is T/C 160 as described above, and that since the control clock signal is also generated in T/C 160 located in the control circuit, that the clock signal generated by the clock signal generation circuit is generated based on the control clock signal generated by the same circuit.).

8. Claims 2 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over APA (Figure 12 and Page 4 line 10 to Page 5 line 16 of the specification) in view of Miyajima et al. (US 2002/0140661) and further in view of Ranganathan (US 5,615,376) and Chee (US 6,088,806).

**Regarding claim 2**, APA, Miyajima et al. and Ranganathan disclose the display device as set forth in claim 1.

APA, Miyajima et al. and Ranganathan fail to teach of the display device further comprising:

an output timing clock generation circuit for generating an output timing signal of a driving signal to the display section from the driving circuits, wherein:

the clock signal generation circuit generates the clock signal based on the output timing clock generated by the output timing clock generation circuit, and the driving control circuit stops driving of the output timing clock generation circuit in the inaction period

Chee discloses the display device further comprising:

an output timing clock generation circuit for generating an output timing signal of a driving signal to the display section from the driving circuits, wherein: the clock signal generation circuit generates the clock signal based on the output timing clock generated by the output timing clock generation circuit, and the driving control circuit stops driving of the output timing clock generation circuit in the inaction period (Column 4, lines 64-67 and Column 5, lines 1-5. The examiner interprets that since the power-down circuitry is

capable of sending an enable/disable signal to the clock generator and that the clock generation circuit is then able either to send or not to send a clocking signal to the circuitry of the monitor, that it would contain an output timing clock generation circuit to create the timing that the clock generation circuit would then send to the monitor.)

Therefore it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to use the clock circuitry taught by Chee with the display device taught by the combination of APA, Miyajima et al. and Ranganathan in order to separate different circuits and to selectively supply power to them when needed in order to reduce power consumption.

**Regarding claim 7**, this claim is rejected under the same rationale as claim 2.

9. Claims 3, 8-11 and 13-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over APA (Figure 12 and Page 4 line 10 to Page 5 line 16 of the specification) in view of Miyajima et al. (US 2002/0140661) and further in view of Ranganathan (US 5,615,376), Chee (US 6,088,806) and Tsuda et al. (US 2002/0180673).

**Regarding claim 3**, APA, Miyajima et al., Ranganathan and Chee disclose the display device as set forth in claim 2.

APA, Miyajima et al., Ranganathan and Chee fail to teach of the display device further comprising:

a start timing clock generation circuit for generating a start timing clock which is used as a scanning start timing signal of the driving circuits, wherein:

the output timing clock generation circuit generates the output timing clock based on the start timing clock generated in the start timing clock generation circuit, and the driving control circuit stops driving of the start timing clock generation circuit in the inaction period.

Tsuda et al. disclose a display device comprising:

a start timing clock generation circuit for generating a start timing clock which is used as a scanning start timing signal of the driving circuits (Paragraph [0107]. The examiner interprets that since the gate driver starts scanning in response to a gate start pulse signal receiver from the control IC, that the control IC contains a start timing generation circuit to create the signal. The examiner also interprets that when combined with the circuits taught by the combination of APA, Miyajima et al., Ranganathan and Chee that this gate start pulse signal, start timing signal, would cause the clock enabling signal to be sent to the output timing clock and that during the inaction period the power-down circuitry would also stop the driving of the start timing clock generation circuit based on the control clock signal, the control IC.).

Therefore it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to use the circuitry taught by Tsuda et al. with the display device APA, Miyajima et al., Ranganathan and Chee in order to provide a matrix-type display device and a driving method thereof which permits the power consumption to be

reduced to a sufficient level while ensuring basic display quality such as brightness, contrast, response speed, gradation, etc. can be realized.

**Regarding claim 8**, APA, Miyajima et al., Ranganathan and Chee disclose the display device as set forth in claim 7.

APA, Miyajima et al., Ranganathan and Chee fail to teach of the display device further comprising:

a start timing clock generation circuit for generating a start timing clock which is used as a scanning start timing signal of the driving circuits, wherein:

the start timing dock generation circuit generates the start timing clock based on the output timing clock generated in the output timing clock generation circuit.

Tsuda et al. disclose a display device comprising:

a start timing clock generation circuit for generating a start timing clock which is used as a scanning start timing signal of the driving circuits (Paragraph [0107]. The examiner interprets that since the gate driver starts scanning in response to a gate start pulse signal receiver from the control IC, that the control IC contains a start timing generation circuit to create the signal. The examiner also interprets that when combined with the circuits taught by the combination of APA, Miyajima et al., Ranganathan and Chee that this gate start pulse signal, start timing signal, would be generated based on the output timing clock.).

Therefore it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to use the circuitry taught by Tsuda et al. with the display

device APA, Miyajima et al., Ranganathan and Chee in order to provide a matrix-type display device and a driving method thereof which permits the power consumption to be reduced to a sufficient level while ensuring basic display quality such as brightness, contrast, response speed, gradation, etc. can be realized.

Regarding claim 9, APA, Miyajima et al., Ranganathan, Chee and Tsuda et al. disclose the display device as set forth in claim 8, wherein: the driving control circuit generates the control clock signal based on the start timing clock generated by the start timing clock generation circuit (The examiner interprets that through the combination of the teachings of APA, Miyajima et al., Ranganathan, Chee and Tsuda et al. that the driving control circuit would generate the control clock based on the start timing clock.).

**Regarding claim 10**, this claim is rejected under the same rationale as claim 3.

Regarding claim 11, APA, Miyajima et al., Ranganathan, Chee and Tsuda et al. disclose the display device as set forth in claim 10, wherein: the driving control circuit generates the control clock signal based on the start timing clock generated by the start timing clock generation circuit (The examiner interprets that through the combination of the teachings of APA, Miyajima et al., Ranganathan, Chee and Tsuda et al. that the driving control circuit would generate the control clock based on the start timing clock.).

device as set forth in claim 12.

Regarding claim 13, APA, Miyajima et al. and Ranganathan disclose the display

APA, Miyajima et al. and Ranganathan fail to teach of a display device comprising:

the output timing clock generation circuit generates the output timing clock from the control clock signal generated by the driving control circuit

Chee discloses a display device comprising an output timing clock generation circuit (Column 4, lines 64-67 and Column 5, lines 1-5. The examiner interprets that since the power-down circuitry is capable of sending an enable/disable signal to the clock generator and that the clock generation circuit is then able either to send or not to send a clocking signal to the circuitry of the monitor, that it would contain an output timing clock generation circuit to create the timing that the clock generation circuit would then send to the monitor. The examiner interprets that under the combination of APA, Miyajima et al., Ranganathan and Chee that the output timing clock generation circuit would have to generate its signal based on some kind of action received from the circuitry of the monitor and that the action would most likely be receiving the control clock signal used to control the clocks.).

Therefore it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to use the clock circuitry taught by Chee with the display device taught by the combination of APA, Miyajima et al. and Ranganathan in order to separate different circuits and to selectively supply power to them when needed in order to reduce power consumption.

APA, Miyajima et al., Ranganathan and Chee fail to teach of a display device comprising:

a start timing clock generation circuit for generating a start timing clock which is used as a scanning start timing signal of the driving circuits.

Tsuda et al. disclose a display device comprising a start timing clock generation circuit for generating a start timing clock which is used as a scanning start timing signal of the driving circuits (Paragraph [0107]. The examiner interprets that since the gate driver starts scanning in response to a gate start pulse signal receiver from the control IC, that the control IC contains a start timing generation circuit to create the signal.).

Therefore it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to use the circuitry taught by Tsuda et al. with the display device APA, Miyajima et al., Ranganathan and Chee in order to provide a matrix-type display device and a driving method thereof which permits the power consumption to be reduced to a sufficient level while ensuring basic display quality such as brightness, contrast, response speed, gradation, etc. can be realized.

**Regarding claim 14**, this claim is rejected under the same rationale as claim 2.

Regarding claim 15, this claim is rejected under the same rationale as claim 8.

Regarding claim 16, this claim is rejected under the same rationale as claim 11.

Application/Control Number: 10/621,364 Page 15

Art Unit: 2674

#### Conclusion

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen G. Sherman whose telephone number is (571) 272-2941. The examiner can normally be reached on M-F, 8:00 a.m. - 4:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Patrick Edouard can be reached on (571) 272-7603. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/621,364 Page 16

Art Unit: 2674

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SS

13 January 2006

PATRICK N. EDOUARD SUPERVISORY PATENT EXAMINER